State machine designer¶
TerosHDL has a built-in state machine designer. A state machine diagram can be designed in a graphical environment and then exported to Verilog or VHDL code.
Aditionally the designed graph can be saved and imported in a JSON format.
Open the command palette
State machine designer
Follow the instructions of the designer.