When is_include_file is true, the directory containing the file will be added to the include path. include_path allows setting an explicit directory to use instead
Indicates if this file should be treated as an include file (default false)
If the file was added manually
Logical name (e.g. VHDL/SystemVerilog library) of the file
File name with (absolute or relative) path
Generated using TypeDoc
Project file reduced