Skip to main content

Templates

TerosHDL includes a powerful feature for the intelligent generation of templates, allowing users to quickly create testbenches and entity skeletons. The system automatically adapts to the specific context and design, offering a customized template that reduces manual work and increases productivity. Here is a table with the list of templates according to the language:

TemplateSV/VerilogVHDLDescription
TestbenchYesYesHDL testbench
VUnit TestbenchYesYesHDL VUnit testbench
cocotbYesYescocotb python example
SignalsYesYesPort as signals
ComponentYesYesEntity as component declaration
InstanceYesYesEntity as instance declaration
InstanceYesYes
Cross language instanceYesYes
Cross language testbenchYesYes
Cross language VUnit testbenchYesYes
VerilatorYesNoVerilator C++ example

Step by step

  1. Open a Verilog/SV/VHDL file and push the template generation button.

Image 1: Step 0

Example Problem

  1. Select the desired template from the list.

Image 1: Step 1

Example Problem

  1. The template will be stored in the clipboard and ready to be pasted Ctrl+v anywhere.
caution

Make sure that the cursor is in the editor view. So TerosHDL can detect the active document

VHDL

Verilog